

## DEAPROM HAVING AMORPHOUS SILICON CARBIDE GATE INSULATOR

## Abstract of the Disclosure

A floating gate transistor has a reduced barrier energy at an interface with an adjacent amorphous silicon carbide (a-SiC) gate insulator, allowing faster charge transfer across the gate insulator at lower voltages. Data is stored as charge on the floating gate. The data charge retention time on the floating gate is reduced. The data stored on the floating gate is dynamically refreshed. The floating gate transistor provides a dense and planar dynamic electrically alterable and programmable read only memory (DEAPROM) cell adapted for uses such as for a dynamic random access memory (DRAM) or a dynamically refreshed flash EEPROM memory. The floating gate transistor provides a high gain memory cell and low voltage operation.

"Express Mail" mailing lobel number: EM03/3/4273US
Date of Deposit: Tuly 29, 1997 I hereby certify that this paper or fee if being deposited with the United States Postal Sarvice Systems Mail Post Ciliary
service under 37 CFR 1.10 on the data indicated above and is addressed to the Assistant Commissioner for Patents.  Washington, D.C. 20231
Printed Name Watthew Hollister
Signature
"Express Mail" malling label number: FM00082067105  Date of Deposit: 406.14 1998  United Serv.
Serv. Serve with the service with the addressee*  addressee to the service service of the following service with the service service with the service
SHEPI SIMMS
Their Jums